Embedded Files
GUIDES: Ethernet SWITCH FPGA IP
GUIDES: Ethernet SWITCH FPGA IP
Maize Microsystems has officially released version 1.0 of its Ethernet Switch FPGA IP, designed with tactical embedded systems in mind—think avionics, space, and automotive. The goal: a switch IP that’s easy to instantiate in AMD FPGAs while delivering the performance and features these demanding environments require.
Version 1.0 focuses on Layer 2 Ethernet packet switching, with three core priorities:
Effortless integration: The IP is designed for drag-and-drop instantiation within AMD FPGAs, minimizing setup complexity.
High performance: With tactical systems trending toward 10+ Gbps, near-line-rate throughput is essential. The switch includes features like packet queuing (including spooling to/from DDR memory), traffic shaping and policing (including rate-limiting, pause frame handling, and pause frame generation)
Intuitive configuration and monitoring: A Linux-based interface allows users to view status and packet counters using standard tools like ifconfig and ethtool. A single command-line utility manages all switch settings and tables.
Article 1: Instantiating the ethernet switch fpga ip
Article 1: Instantiating the ethernet switch fpga ip
This article kicks off a multi-part series introducing Maize Micro’s Ethernet Switch FPGA IP. We’ll start by showing how easily the switch IP integrates into an FPGA design, then move on to how effortlessly it operates on a network—often with minimal configuration. Along the way, we’ll explore the Linux-based configuration and status interface, and dive into performance testing.
Page updated
Google Sites
Report abuse